ASSP DTS BI-CMOS Dual Serial Input PLL Frequency Synthesizer MB15F63UL

DESCRIPTION

MB15F63UL has a 2000 MHz PLL frequency synthesizer with a high-speed frequency switching function based on the Fractional-N PLL (Phase Locked Loop), and 600 MHz Integer-N PLL frequency synthesizer which enables pulse swallow operation. Encased in a subminiature package (thin-BCC20), MB15F63UL has successfully achieved a small thin external form (BCC20 package dimensions: 3.50 mm \times 3.50 mm \times 0.60 mm). MB15F63UL is suitable for use in digital mobile communication devices such as GSM.

FEATURES


- High frequency operation : 100 MHz to 1800 MHz (RF : 2.7 V \leq Vcc < 2.9 V) /
 - 100 MHz to 2000 MHz (RF : 2.9 V \leq Vcc \leq 3.3 V)
 - 50 MHz to 600 MHz (IF)
- Fractional-N function : Modulo 1048576 (ΣΔ method)
 Fractional-N, enabling high-speed PLL lock-up and low phase noise
- Low voltage operation : Vcc = 2.7 V to 3.3 V
- Ultra Low power supply current : 6.1 mA Typ (RF) +1.4 mA (IF) Vcc = 3.0 V, Ta = + 25 °C, in locking state
- Direct power saving function : Power supply current in power saving mode (controllable in external pin)
 0.1 μA Typ (Vcc = 3.0 V, Ta = + 25 °C) 10 μA Max (Vcc = 3.0 V)
- Internal automatic switch changeover circuit (changeover time selectable) Bit function to update the changeover time
- Constant-current charge pump circuit capable of switching control of the current value through serial data control or internal changeover circuit :
 - For steady-state operation: 94 μ A For high-speed changeover: 4.5 mA

(Continued)



(Continued)


- Open-drain NMOS switch that can be turned on and off from the internal changeover circuit
- Prescaler division ratio : 2000 MHz prescaler (16/17/20/21) /600 MHz prescaler (8/9, 16/17)
- 29-bit shift register input control
- Serial input 14-bit programmable reference divider : Binary 6-bit 1 to 63 (RF side) / Binary 14-bit swallow counter 3 to 16383 (IF side)
- Serial input programmable divider consisting of : Binary 4-bit swallow counter 0 to 15 (RF side) / Binary 7-bit swallow counter 0 to 127 (IF side) Binary 7-bit programmable counter 5 to 127 (RF side) /Binary 11-bit swallow counter 3 to 2047 (IF side)
- On-chip phase control for phase comparator
- Built-in digital locking detector circuit to detect PLL locking and unlocking
- Extended operating temperature : Ta = $-40 \degree C$ to $+85 \degree C$



■ PIN DESCRIPTIONS

Pin no.	Pin name	I/O	Descriptions
1	VPIF		Charge pump power supply for the IF-PLL
2	DolF	0	Charge pump output for the IF-PLL
3	GND		Ground pin
4	SW	0	Open-drain switch pin for changing over the high-speed mode filter
5	DoRF	0	Charge pump output for the RF-PLL
6	VPRF		Power supply for the RF-PLL charge pump
7	LD/fout	0	Lock detect signal output (LD) /phase comparator monitoring output (fout) pin. The output signal is selected by LDS bit in a serial data. LDS bit = "H" : outputs fout signal/LDS bit = "L" : outputs LD signal
8	PSRF	Ι	Power saving mode control for the RF-PLL section. This pin must be set at "L" when the power supply is started up. (Open is prohibited.) PS = "H" : Normal mode/PS = "L" : Power saving mode
9	GND		Ground pin
10	XfinRF	I	Prescaler complimentary input pin for the RF-PLL section. This pin should be grounded via a capacitor.
11	finRF	I	Prescaler input pin for the RF-PLL. Connection to an external VCO should be via AC coupling.
12	VccRF		Power supply pin for the RF-PLL
13	LE	I	Load enable signal input pin (with the schmitt trigger circuit) When LE is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.
14	Data	I	Serial data input pin (with the schmitt trigger circuit) Data is transferred to the corresponding latch (IF-ref. counter, IF-prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
15	CLK	Ι	Clock input pin for the 29-bit shift register (with the schmitt trigger circuit) One bit data is shifted into the shift register on a rising edge of the clock.
16	VccIF		Power supply pin for the IF-PLL
17	OSCin	I	The programmable reference divider input pin. TCXO should be connected with an AC coupling capacitor.
18	XfinIF	Ι	Prescaler complimentary input for the IF-PLL section. This pin should be grounded via a capacitor.
19	finIF	Ι	Prescaler input pin for the IF-PLL. Connection to an external VCO should be AC coupling.
20	PSIF	Ι	Power saving mode control pin for the IF-PLL section. This pin must be set at "L" when the power supply is started up. (Open is prohibited.) PS bit = "H" : Normal mode/PS bit = "L" : Power saving mode

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rat	Unit	
Farameter		Symbol	Min	Max	Unit
Power eupply veltage		Vcc	- 0.5	+ 3.6	V
Power supply voltage		Vp	Vcc	3.6	V
Input voltage		Vi	- 0.5	Vcc + 0.5	V
	LD/fout	Vo	GND	Vcc	V
Output voltage	Do	Vdo	GND	Vp	V
Storage temperature		Tstg	- 55	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Rating		Unit
Farameter	Symbol	Min	Тур	Max	Unit
Power oupply veltage	Vcc	2.7	3.0	3.3	V
Power supply voltage	Vp	Vcc		3.3	V
Input voltage	Vı	GND		Vcc	V
Operating temperature	Та	-40		+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(Vcc = 2.7 V to 3.3 V, Ta = $-40 \degree C$ to $+85 \degree C$)

D <i>i</i>		0			Value				
Paramet	er	Symbol	Condition	Min	Тур	Max	Unit		
		ICCIF*1	IF-PLL section		1.4	3.0	mA		
Power supply cl	urrent	ICCRF*2	RF-PLL section		6.1	10.0	mA		
Denne en in e	upply currentICCRF*2RF-PLLaving currentIpsr*10IF-PLL saving currentIpsr*10RF-PLLfinrf*3finrrIF-PLL sfinrr*3finrrIF-PLL sfinrr*3finrrRF-PLL (2.7 V \leq finrr*3finrrfirrrfinrr*3finrrReferenceOSCinfoscReferencefinrrPfinrrReferencevalue : PSO Q terrsitivityfinrrPfinrrfinrrPfinrrIF-PLL sso Q terrfin = 20sitivityfinrrPfinrrfinrrPfinrrIF-PLL sso Q terrfin = 20sitivityfinrrPfinrrfinrrPfinrrSchmitt ssitivityfinrrVinrsitivitySchmitt sfinrrrVirrSchmitt ssitivityData, LE, CLKVinrsitivityPSRFVirrsitivityPSRFinputData, LE, CLKInr*4	IF-PLL section		0.1* ⁹	10	μA			
Power saving cu	urrent	Ipsrf*10	RF-PLL section		0.1* ⁹	10	μA		
	finı⊧*³	finı⊧	IF-PLL section	50		600	MHz		
	finar*3	finar	RF-PLL section (2.7 V \leq Vcc < 2.9 V)	100	_	1800	MHz		
Operating frequency		IIIRF	RF-PLL section (2.9 V \leq Vcc \leq 3.3 V)	100	_	2000	MHz		
noquonoj	OSCin	fosc	Reference counter setting value : R = 1	5		20	MHz		
	00011	1030	Reference counter setting value : $2 \le R \le 63$	5		40	MHz		
	fin⊧	Pfinı⊧	IF-PLL section 50 Ω termination	-15		+2	dBm		
Inputsensitivity	finar	Dfinar	RF-PLL section 50 Ω termination (fin = 200 MHz to 2000 MHz)	-15		+2	dBm		
		L III IKF	RF-PLL section 50 Ω termination (fin = 100 MHz to 200 MHz)	-10		+2			
Input available voltage	OSCin	Vosc		0.5	_	1.5	Vp-p		
Operating freque phase comparation	•	fmain_pd	RF-PLL section	0.4		20	MHz		
"H" level input voltage		Vih	Schmitt trigger input	0.7 Vcc+0.4			V		
"L" level input voltage		VIL	Schmitt trigger input			0.3 Vcc - 0.4	V		
"H" level input voltage	PSIF,	Vін		0.7 Vcc			V		
"L" level input voltage	PSRF	VIL				0.3 Vcc	V		
"H" level input current		I ін*4		-1.0	_	+1.0	μΑ		
"L" level input current		I∟* ⁴	_	-1.0		+1.0	μA		
"H" level output voltage	LD/fout	Vон	$Vcc = 3.0 V, I_{OH} = -1 mA$	Vcc - 0.4		_	V		
"L" level output voltage		Vol	$Vcc = 3.0 V$, $I_{OL} = 1 mA$	_	_	0.4	V		

(Continued)

(Vcc = 2.7 V to 3.3 V, Ta = $-40 \degree C$ to $+85 \degree C$)


Dor	omotor		Symbol	Condition		Value		Unit
Far	ameter		Symbol	Condition	Min	Тур	Max	Unit
"H" level out voltage	out	DolF	Vdoh	$ \begin{array}{l} \mbox{VccIF} = \mbox{VPIF} = 3.0 \ \mbox{V}, \\ \mbox{I}_{\mbox{DOH}} = -0.5 \ \mbox{mA} \end{array} $	Vp - 0.4			V
"L" level outp voltage	out	Don	Vdol	VccIF = VPIF = 3.0 V, IDOL = 0.5 mA	_		0.4	V
"H" level out voltage	out	DoRF	Vdoh	VccRF = VPRF = 3.0 V, IDOH = -0.01 mA	Vp - 0.4			V
"L" level outp voltage	L" level output		Vdol	VccRF = VPRF = 3.0 V, IDOL = 0.01 mA			0.4	V
High impeda cutoff curren		DolF DoRF	IOFF	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = \mbox{Vp} = 3.0 \mbox{ V}, \\ \mbox{V}_{\mbox{OFF}} = 0.5 \mbox{ V} \mbox{ to Vcc}-0.5 \mbox{ V} \end{array}$			2.5	nA
"H" level out	out	LD/fout	он*4	Vcc = 3.0 V			-1.0	mA
"L" level outp current	out	LD/IOut	Iol	Vcc = 3.0 V	1.0	_		mA
"H" level out	H" level output		IDOH ^{*4}	VccIF = VPIF = 3.0 V, VDoIF = VPIF/2	-2.2	-1.5	-0.8	mA
"L" level output current		DolF	IDOL	CSIF = "L", Ta = +25 °C	+0.8	+1.5	+2.2	mA
"H" level out	out	DOIF	IDOH ^{*4}	VccIF = VPIF = 3.0 V, VDoIF = VPIF/2	-8.2	-6.0	-4.1	mA
"L" level outp current	out	-		CSIF = "H", Ta = +25 °C	+4.1	+6.0	+8.2	mA
"H" level out	out		IDOH ^{*4}	VccRF = VPRF = 3.0 V, VDoRF = VPRF/2	-160	-94	-40	μA
"L" level outp current	out	DoRF		In steady state (locking state) : Ta = $+25 \text{ °C}$	+40	+94	+160	μA
"H" level out	out	DOKF	IDOH ^{*4}	VccRF = VPRF = 3.0 V, VDoRF = VPRF/2 channels in	-6.1	-4.5	-2.4	mA
"L" level outp current	out		Idol	changeover : $Ta = +25 $ °C	+2.4	+4.5	+6.1	mA
		Idol/Idoh	Idomt*5	$V_{DO} = Vp/2$		3		%
Charge	DolF	vs. VDo	IDOVD*6	$0.5V \leq V_{DO} \leq Vcc - 0.5 \ V$		10		%
pump current rate	2011	vs. Ta	Idota ^{*7}	$\label{eq:constraint} \begin{array}{l} -40 \ ^{\circ}C \leq Ta \leq \ + \ 85 \ ^{\circ}C, \\ V_{DO} = Vcc/2 \end{array}$	—	5		%
	DoRF	Idol/Idoh	DOMT*8	$V_{DO} = Vp/2$		8.0	15.0	%
Open-drain c	output re	sistance	7.001	At normal mode (OFF)	100			kΩ
for high-spee	ed (SW)	I	Zssh	At high-speed mode (ON)		35	70	Ω

*1 : finIF = 190 MHz, fosc = 19.2 MHz, frIF = 100 kHz, VccIF = VPIF = 3.0 V, Ta = + 25 °C, in locking state.

*2 : finRF = 1600 MHz, fosc = 19.2 MHz, frRF = 19.2 MHz, $V_{CC}RF = VPRF = 3.0 V$, Ta = + 25 °C, in locking state. (Continued)

(Continued)

- *3 : AC coupling. 1000 pF capacitor is connected under the condition of minimum operating frequency.
- *4 : The symbol "-" means direction of current flow.
- *5 : Vcc = Vp = 3.0 V, Ta = +25 °C (||I₃| - |I₄||) / [(|I₃| + |I₄|) / 2] × 100%
- *6 : Vcc = Vp = 3.0V, Ta = +25 °C (IDOL, IDOH respectively) [(||I₂| - |I₁||) / 2] / [(|I₁| + |I₂|) / 2] × 100%
- *7 : Vcc = Vp = 3.0V, Ta = +25 °С (Іроь, Ірон respectively) [(||Іро (въс) | – |Іро (–40с) ||) / 2] / [(ІІро (въс) | + ІІро (–40с) |) / 2] × 100%
- *8 : $V_{CC} = V_p = 3.0 \text{ V}, \text{ Ta} = +25 \text{ °C} (||I_{DOL}| |I_{DOH}||) / [(|I_{DOL}| + |I_{DOH}|) / 2] \times 100\%$
- *9 : Power supply current at PS = GND (Data, LE and CLK are V_{IL} = GND and V_{IH} = Vcc setting.)
- *10 : Power supply current at fosc = 19.2 MHz, $V_{CC} = V_P = 3.0 \text{ V}$, Ta = +25 °C, PS = GND (Data, LE and CLK are $V_{IL} = GND$, $V_{IH} = Vcc$ setting.)



FUNCTIONAL DESCRIPTION

1. Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.

Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE signal pin is taken high, stored data is latched according to the control bit data.

The following table shows the shift register configuration and combinations of data transfer control bits.

LS	SB	Destination of serial data														MS	SB											
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
0	0	R1 IF	R2 IF	R3 IF	R4 IF	R5 IF	-	R7 IF	R8 IF	R9 IF	R10 IF	R11 IF	R12 IF	R13 IF	R14 IF	CS IF	SW IF	FC IF	LD S	T1	T2	×	×	×	×	×	×	×
0	1	A1 IF	A2 IF	A3 IF	A4 IF	A5 IF	-	A7 IF	N1 IF	N2 IF	-	N4 IF	-	N6 IF	N7 IF	N8 IF	N9 IF	N10 IF	N11 IF	PS IF	×	×	×	×	×	×	×	×
1	0	F1 RF	F2 RF				F6 RF				F10 RF			-		-	-		-	-	-			-			N2 RF	-
1	1	N4 RF	-	-			R2 RF	-		-	R6 RF			TM 1	TM 2	TM 3	TM 4	TM 5	TM 6	TM 7	×	OD SW	-	SC	×	Х	Х	×

Note : Start data input with MSB first.

2. Setting data

a) Fractional-N Synthesizer in the RF-PLL section

Set each setting value for the Fractional-N Synthesizer counter, according to the following equations.

 $fvco_{\mathsf{RF}} = N_{\mathsf{TOTAL}} \times fosc \div R$

 $N_{\text{TOTAL}} = P \times N + A + 3 + F/Q$

F: Set the numerator of fractional division with its fractional portion discarded. When value F is even-numbered as a result of the division calculation, "1" is added to F.

b) Integer-N Synthesizer in the IF-PLL section

The Integer-N Synthesizer counter is set, according to the following equations.

 $fvco_{\text{IF}} = N_{\text{TOTAL}} \times \text{ fosc } \div R$

 $N_{\text{TOTAL}} = P \times N + A$

fvcorf/fvcoif	: Output frequency of externally connected VCO
NTOTAL	: Total number of divisions from prescaler input to phase comparator input
fosc	: Reference oscillation frequency (OSCin input frequency)
R	: RF side : Setting value for binary 6-bit reference counter (1 to 63) IF side : Setting value for binary 14-bit reference counter (1 to 16383)
Ρ	: RF side : Division ratio for prescaler (16) IF side : Division ratio for prescaler (8, 16)
Ν	: RF side : Setting value for binary 7-bit programmable counter (5 to 127) IF side : Setting value for binary 11-bit programmable counter (3 to 2047)
A	 RF side : Setting value for binary 4-bit swallow counter (0 to 15) IF side : Setting value for binary 4-bit swallow counter (0 to 127, A < N)
F	: Numerator of fractional division (0 to 1048575, F < Q)
Q	: Denominator of fractional division ($2^{20} = 1048576$)

c) Data bit description

Bit name	Description
F1RF to F20RF	Bits for setting the fractional numerator for the RF-PLL (Setting range: 0 to 1048575) (Refer to Table 1)
A1RF to A4RF	Bits for setting the division ratio of the RF-side swallow counter (Setting range: 0 to 15) (Refer to Table 2)
N1RF to N7RF	Bits for setting the RF-side main counter (Setting range: 5 to 127) (Refer to Table 3)
R1RF to R6RF	Bits for setting the division ratio of the RF-side reference counter (Setting range: 1 to 63) (Refer to Table 4)
A1IF to A7IF	Bits for setting the division ratio of the IF-side swallow counter (Setting range: 0 to 127) (Refer to Table 5)
N1IF to N11IF	Bits for setting the IF-side main counter (Setting range: 3 to 2047) (Refer to Table 6)
R1IF to R14IF	Bits for setting the division ratio of the IF-side reference counter (Setting range: 3 to 16383) (Refer to Table 7)
ТМС	Control bit for setting Speedup Mode (Refer to Table 9) $TMC_bit = "0" \rightarrow disabled$ $TMC_bit = "1" \rightarrow enabled$
TM1 to TM7	Bits for setting the speedup timer (Refer to Table 8)
PSRF	Power saving bit for the RF-PLL section
FCRF	Phase switching bit for the RF-side phase comparator (Refer to Table 11)
ODSW	Control bit for the open-drain switch ODSW bit = "0"→Dynamic ODSW bit = "1"→OFF
FCIF	Phase switching bit for the IF-side phase comparator (Refer to Table 11)
CSIF	Charge pump switching bit for the IF-PLL section CSIF bit = "0" \rightarrow lcp = ±1.5mA CSIF bit = "1" \rightarrow lcp = ±6.0mA
SWIF	Bits for setting the division ratio of the IF-side prescaler SWIF = "0" \rightarrow 16/17 SWIF = "1" \rightarrow 8/9
PSIF	Power saving bit for the IF-PLL section
LDS, T1, T2	Control bits for selecting monitor function (Refer to Table 10)
SC	Bit for switching the order of $\Sigma\Delta$ SC bit = "0" \rightarrow 2nd order SC bit = "1" \rightarrow 3rd order
×	Dummy bit: Must be fixed to "0"

															=-					
Setting value														F7	F6	F5		F3	F2	F1
(F)	RF																			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
:																				
1048574	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
1048575	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 1 - Fractional counter F numerator value Setting

Table 2 - Swallow counter setting

Setting value (A)	A4 RF		A2 RF	
0	0	0	0	0
1	0	0	0	1
•			•	
14	1	1	1	0
15	1	1	1	1

Table 3 - Main counter setting

Setting value (N)						N2 RF	
5	0	0	0	0	1	0	1
6	0	0	0	0	1	1	0
				•			
126	1	1	1	1	1	1	0
127	1	1	1	1	1	1	1

Table 4 - Reference counter setting

Setting value (R)			R4 RF			
1	0	0	0	0	0	1
2	0	0	0	0	1	0
				8		
62	1	1	1	1	1	0
63	1	1	1	1	1	1

Table 5 - Swallow counter setting

Setting value (A)	A7 IF			A4 IF	A3 IF	A2 IF	A1 IF
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
:	•						
126	1	1	1	1	1	1	0
127	1	1	1	1	1	1	1

Table 6 - Main counter setting

Setting value (N)	N11 IF	N10 IF	N9 IF	N8 IF	N7 IF	N6 IF	N5 IF	N4 IF	N3 IF	N2 IF	N1 IF
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
:		:									
2046	1	1	1	1	1	1	1	1	1	1	0
2047	1	1	1	1	1	1	1	1	1	1	1

Table 7 - Reference counter setting

Setting value (R)	R14 IF	R13 IF	R12 IF	R11 IF	R10 IF	R9 IF	R8 IF	R7 IF	R6 IF	R5 IF	R4 IF	R3 IF	R2 IF	R1 IF
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
:		:												
16382	1	1	1	1	1	1	1	1	1	1	1	1	1	0
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 8 - Speedup timer update value setting

Setting value	TM 7	TM 6	TM 5	ТМ 4	TM 3	TM 2	ТМ 1
1	0	0	0	0	0	0	1
	:						
126	1	1	1	1	1	1	0
127	1	1	1	1	1	1	1

Table 9 - Charge pump output current setting

Charge pump output current	ТМС
± 0.094 mA fixed	0
\pm 4.5 mA \rightarrow \pm 0.094 mA switched	1

case) fosc = 19.2 MHz

3.3	
:	
420.0	u
423.3	

Charge pump current switching time = . 64/fosc × TM

unit:µs

Table 10 - LD/fout output setting


LD/	LD/fout		T1	T2	Maximum operating frequency [MHz]*
LD o	utput	0			1800
	frIF	1	0	0	
fout	frRF	1	1	0	2000
IUUL	fpIF	1	0	1	2000
	fpRF	1	1	1	

* : The maximum operating frequency varies depending on the output state of the LD/fout pin (LD output or fout output).

Table 11 - Comparator polarity setting

	FC = "1"	FC = "0"
	Do	Do
fp < fr	Н	L
fr < fp	L	Н
fr = fp	Z	Z
VCO Polarity	(1)	(2)

Note : Set the FC bit in accordance with the low pass filter and VCO polarity, when designing a PLL frequency synthesizer.



PS	SIF	IFPLL	PS	RFPLL	
ExternalPIN	SerialData		ExternalPIN	SerialData	
0	0	Power save	0	0	Power save
0	1	Power save	0	1	Power save
1	0	Power save	1	0	Power save
1	1	Active	1	1	Active

3. Power Saving Mode (Intermittent Operation)

The intermittent operation allows internal circuits to operate only when required and to stop otherwise. It is designed to control the power consumed by the entire circuit block. However, if the circuit starts operating directly from a stop state, the phase relation is undefined, even when the comparison frequency (fp) is the same as the reference frequency (fr) input to the phase comparator. As a result, the phase comparator generates excessive error signals, causing the problem of unlocking the PLL. To solve this problem, the intermittent operation control has been implemented to control fluctuations in the locked frequency by performing forcible phase adjustment at the beginning of operation.

· Operation mode


The set channel and crystal oscillator circuit are in operation and the PLL performs normal operation.

· Power save mode

This mode realizes low current consumption by stopping the circuits which will not cause any problem even when stopped. In this condition, the standard consumption current is 0.1 μ A per channel with the maximum of 10 μ A.

At this point, Do and LD are set to the same levels as when the PLL was locked. The Do enters a high impedance state, and the voltage input to the voltage control oscillator (VCO) remains the same as the voltage for operation mode (i.e. locked state) with the time constant of the low pass filter. Therefore, the VCO output frequency can be maintained almost at the same level as the lock frequency.


- Notes : When power (VCC) is first applied, the device must be in power saving mode (external pin = L, due to the undefined serial data) .
 - The serial data input after the power supply became stable, and then the power saving mode is released after completed the data input.




4. Serial Data Input Timing

Divide ratio is performed through a serial interface using the Data pin, Clock pin, and LE pin.

Setting data is read into the shift register at the rise of the Clock signal, and transferred to a latch at the rise of the LE signal. The following diagram shows the data input timing.






Notes : • Phase error detection range : -2π to $+2\pi$

• Pulses on Do signal during locked state are output to prevent dead zone. RF-PLL section :

- LD output becomes "L" when phase is two or more. LD output becomes "H" when phase error is tw∟ or less and continues to be so for ten cycles or more.
- t_{WU} and t_{WL} depend on fin input frequency. $t_{WU} \ge 1 / (fin / 16)$ [s] ex.) fin = 1629.9 MHz : $t_{WU} \ge 9.82$ ns $t_{WL} \le 2 / (fin / 16)$ [s] : $t_{WL} \le 19.63$ ns

IF-PLL section


- LD output becomes "L" when phase is twu or more. LD output becomes "H" when phase error is tw∟ or less and continues to be so for three cycles or more.
- twu and twL depend on OSCin input frequency. twu ≥ 2 / fosc [s] ex.) fosc = 13.0 MHz : twu ≥ 153 ns twL ≤ 4 / fosc [s] : twL ≤ 256 ns




■ MEASURMENT CIRCUIT (for Measuring Input Sensitivity fin/OSCin)

■ TYPICAL CHARACTERISTICS


1. fin Input Sensitivity




2. OSCin Input Sensitivity




3. RF Do output current




4. IF Do output current




5. fin input impedance




6. OSCin input impedance




REFERENCE INFORMATION fvco = 800 MHz Vcc = Vp = 3.0 VKv = 25 MHz/VVvco = 5.0 VOSCin S.G. Do $fr = 6.5 \text{ MHz} (R = 2) \text{ Ta} = +25 \degree \text{C}$ LPF fosc = 13.0 MHz TMC = "1", TM = "4" CS = "0", ODSW = "0", SC = "1", MODE = "0"SW fin Do O -O vco Spectrum 10000 pF ___10000 p ≨0.62 kΩ VCO 2200 pF Analyzer +≩ 3.6 kΩ sw O





APPLICATION EXAMPLE



PRECAUTIONS FOR USE

The Fractional-N PLL used in the RF section is based on the $\Sigma\Delta$ system and has the following characteristics.

(1) Integer operation when F = 0

When F is set to "0", the $\Sigma\Delta$ circuit block is stopped completely and the same operation as a normal Integer product is performed. Therefore, the most preferable noise characteristics can be achieved.

(2) Generation of spurious signals

1.Spurious signals are generated in the offset part of fp, which is a comparison frequency (equivalent of a reference leak in the integer type).

Example:

If fosc is set to 13 MHz and R is set to 2 when fvco is 800 MHz in the GSM 800 MHz band, Ntotal becomes 124 and F becomes 0. (Integer mode)

Spurious signals are generated at "fp / R = 13 MHz / 2 = 6.5 MHz" offset. (Reference leak)


(The waveform resembles that of the reference leakage shown on Ref Leakage of "REFERENCE INFORMA-TION". A filter can be used to eliminate the effects.)

2. Due to the $\Sigma\Delta$ circuit operation, spurious signals are generated where "F / Q × fp" or "(Q - F) / Q × fp" is located.

Example:

fosc = 13 MHz; R = 2 in GSM 800 MHz band:

When fvco is 806.2 MHz, Ntotal becomes 142.0307692... and F becomes 32263. Consequently, spurious signals are generated at "F / Q \times fp \neq 200 kHz" offset.




Adjusting the filter may reduce these spurious signals. Furthermore, modifying R and fr may change the setting value to avoid to generate spurious signals.

For example, when fosc = 13 MHz and R = 2, Ntotal becomes 125.0307692..., where fvco is 812.7 MHz. Therefore, F becomes 32263. Spurious signals are supposed to be generated at "F / Q \times fp \neq 200 kHz" and 200 kHz offset. However, if R is changed to 3, F will become 572683 and "F / Q \times fp \neq 2.366 MHz" and spurious signals will be the outer frequencies. Therefore, the effects will not be foreseen.

Note that the problem cannot be avoided when the setting value of the swallow counter (A) is odd-numbered (also applicable to the 806.2 MHz environment, used in the above explanation).

However, the spurious signals can be reduced by changing fr (reducing it) to limit the band. Note that in this case, the comparison frequency itself changes, resulting in a change in the loop band and deterioration of CN. Therefore, each case should be handled in accordance with the system used. Some example waveforms are attached to the following.




3. Excessive spurious signals are generated when setting a binary division such as F/Q = 1/2, 1/4, 1/8...If it is difficult to reduce the excess level, value F can be shifted to the acceptable range of frequency differences to reduce it.

Example:

Spurious noise is generated on the entire floor when F = 524288 (F/Q = 1/2).

Spurious noise is generated on the entire floor when F = 262144 (F/Q = 1/4).

The following section shows examples of spurious waveforms generated in the above cases as well as examples of waveforms when 5 and 10 are added to value F.



Notes : • VccRF and VccIF must be equal voltage.


Even if either RF-PLL or IF-PLL is not used, power must be supplied to VccRF and VccIF to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.


- To protect against damage by electrostatic discharge, note the following handling precautions :
 - Store and transport devices in conductive containers.
 - Use properly grounded workstations, tools, and equipment.
 - Turn off power before inserting device into or removing device from a socket.
 - Protect leads with a conductive sheet when transporting a board-mounted device.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB15F63ULPVA1	20-pin, Plastic BCC (LCC-20P-M06)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.